



38708 Experimental Training Board has been designed specifically for the study of Even Parity Generator and Even Parity Checker in solid state version. Even Parity Generator and Even Parity Checker play an important role in error detection. As Even Parity Generator and Even Parity Checker are now a days being used quite extensively in electronics, this Training Board has great educational value.

Practical experience on these boards carries great educative value for Science and Engineering Students.

Object

- 1.12 bit even parity generator
- 2.13 bit even parity checker

Features

The board consists of the following built-in parts:

- 1. Toggle Switches : 13 nos.
- 2. Led's : 15 (13 for input bits and 2 for output)
- 3. ICs: 7486/3, 7404/1
- 4. Adequate no. of other electronic components.
- 5. Mains ON/OFF switch, Fuse and Jewel light.
- 6. The unit is operative on 230V at 50Hz AC Mains.
- 7. Strongly supported by detailed Operating Instructions, giving details of Object, Theory, Design procedures, Report Suggestions and Book References.

Technical specifications

- 1. Data Width:
- * Even Parity Generator: 12 bits

Note: Specifications are subject to change.

[†] **Tesca Technologies Pvt. Ltd.** ^[7] IT-2013, Ramchandrapura Industrial Area, Sitapura Extension, Hear Bombay Hospital, Vidhani Circle, Jaipur-302022, Rajasthan, India, Tel: +91-9829132777; Email: info@tesca.in, tesca.technologies@gmail.com ⁴ Website: www.tescaglobal.com

- * Even Parity Checker: 13 bits
- 2. Parity Type:
 - * Even Parity
- 3. Input Interface:
 - * Even Parity Generator: 12-bit input data
 - * Even Parity Checker: 13-bit input data (12 data bits + 1 parity bit)
- 4. Output Interface:
 - * Even Parity Generator: Single-bit output indicating whether the received data from 12 bits has even parity.
 - * Even Parity Checker: Single-bit output indicating whether the received data from 13 bits has even parity.
- 5. Logic Operation:
 - * Even Parity Generator: XOR operation for generating the parity bit.
 - * Even Parity Checker: XOR operation for checking the parity.
- 6. Implementation Technology:
 - * Digital logic gates XOR gate and NOT gate.
- 7. Simplicity and Scalability:
 - * This design is for 12 bits only and it can be extended for 16, 32, 64, 128, 256 bits and more according to the bits size the number of Logic Gates required will also increase.
- 8. Specification of Logic Probe:
 - * Operating Voltage : 5V regulated DC at 150mA, Ripple < 3mV
 - * Logic State Indications :
 - 1. High Level '1' : 'H' (HIGH)
 - 2. Low Level '0' : 'L'(LOW)
 - * Logic Families : TTL
 - * Frequency : Upto 50MHz for TTL

