



38716 Experimentation with Universal Gates-Nand and Nor laboratories. It is useful for understanding of the basic concepts and functioning of universal gates as well as their use as other logic gates.

This trainer describes the formation of AND, OR, NOT, NAND, NOR, XOR and XNOR gates using NAND and NOR gates which are called universal gates. The training system is designed in a way that for performing any experiment students have to connect the links by patch cords, thereby enabling students to learn step by step design of each gate using universal gates.

Attractive input and output sections are provided on trainer in a manner that multiple experiments can be performed simultaneously.

Features

- 1. Exclusive and compact design
- 2. Straight forward representation of Universal Gates
- 3. +5V SMPS adaptor provided with the trainer for power supply
- 4. Designed by considering all the safety standards
- 5. Low cost trainer including illustration of logic gates design using universal gates

Object

- 1. Designing of NOT gate using NAND gate
- 2. Designing of AND gate using NAND gate
- 3. Designing of OR gate using NAND gate
- 4. Designing of NOT gate using NOR gate
- 5. Designing of AND gate using NOR gate
- 6. Designing of OR gate using NOR gate

Technical Specifications

Input +5V DC

Logic levels

+5V HIGH (Logic 1) 0V LOW (Logic 0)

D 345 × W 240 × H 110 Dimensions (mm) Weight 1kg (aproximate)

Note: Specifications are subject to change.

Near Bombay Hospital, Vidhani Circle, Jaipur-302022, Rajasthan, India, Tel: +91-9829132777; Email: info@tesca.in, tesca.technologies@gmail.com

Website: www.tescaglobal.com