Systems for the Study of Programmable Logics

Order Code: 22235575.2.41

Category: General Lab Equipment I

Development system trainer, field-programmable gate array version Uses Xilinx with memory of 50KB, 200KB, and 400KB gates and clock reaching a speed of 200MHz Capable of communication with PC Xilinx development software and sample programs...



SPECIFICATION

  1. Development system trainer, field-programmable gate array version
  2. Uses Xilinx with memory of 50KB, 200KB, and 400KB
  3. gates and clock reaching a speed of 200MHz
  4. Capable of communication with PC
  5. Xilinx development software and sample programs
  6. RAM Minimum 128MB 

Enquiry Form