CPLD and FPGA Development Platform
SPECIFICATION
Onboard input-output, ADC, DAC Memory, Displays, keyboard & peripherals. 16-bit logic I/O, 8-bit ADC & DAC interface, 3½ digits seven segment display, LCD Interface, push buttons, hex keypads, switches. FPGA Daughter Card specifications: Xilinx Family: Spartan 3, Device density: 400k gates, On board: 8 MHz crystal, Master reset Key: For hardware reset. Configuration Method: JTAG. CPLD Card: Device density: 2400 gates, 108 macro cells, 8 MHz crystal, JTAG interface (boundary scan).
Enquiry Form
Related Product
Tesca specialize in doing turnkey projects that is fully operable when it is handed over to the project authority. Starting from inception to application training, Tesca provides the services as ONE source solution. Working side by side with government authorities and people across the World, we help countries to perform better. We support countries grow their economies, strengthen their education and health systems and improve financial management. We do this by providing consultancy & training in environment safety, education, health strengthening.
Category
Useful Links
Contact Us
International Sales:
91-9829132777
91-9413330765
India Sales:
91-9588842361
2026 © All Rights Reserved.